Analog Layout Engineer - Bengaluru, India - Texas Instruments

Description

Experience : 1-2 Years Analog Layout ExperienceEducation: B.E./B.Tech/M.Tech

What will you be doing in this role?

You will be responsible for working on layout development of high performance, high voltage analog & RF blocks & ICs.

• Work closely with Analog & RF designer to understand the function of the block to make sure the layout brings the best for a given circuit design
• Exercising right balance of area, performance and schedule during layout development
• Learn about cross sections of components, new tools and methodology improvements in layout to enable highest levels of quality & efficiency
• Learn Electro Migration, ESD/Latchup performance and layout parasitic

What do we expect from you?


Proficiency in Tools:

o Fully conversant with Virtuoso LE/XLS, Assura/Calibre/Hercules/Pegasus/HFSS/PeakView for verification and extraction, basic knowledge of PERLl/SKILL/SHELL scripting desirable.o Must have done few Analog & RF blocks from floorplan to tape-out/PG.

Knowledge of Layout Basics:

o Block/Top level Layout (Floor planning, Power Planning, Bump planning, Clock route planning)o Device Layout (Knowledge of best layout practices for minimizing impacts of process mismatches through various matching techniques like common centroid, inter-digitation, addition of dummies etc, matching vs.

area tradeoffs, best practices for BJTs, MOS, Resistor layout. Must have completed the layout of basic building blocks like ADC, DAC, AMPLIFIER,BANDGAP, LDO, VCO, LNA, PA, IOs etc) o Must have basic understanding and minimum work experience of Transmission lines, Inductors and Transformer layouts.o Interconnect Design (Techniques for EM & IR Drop mitigation, Parasitic minimization, Matching for R/L/C, Crosstalk Mitigation through shielding/isolation etc, Antenna Effect mitigation, Step Coverage/Density effect mitigation)o HV, ESD & Latch-up (Knowledge of impact of bus resistances, ESD transistor/interconnect DRC, EM constraints, effective guard-ring techniques )o DSM Effects (Knowledge of and techniques to mitigate proximity and strain effects like LoD, WPE)o Noise (Knowledge of and techniques to reduce noise coupling and/or generation through Substrate taps, Guard rings, Shielding, Decoupling Caps, Bond wires, DNW Isolation, Substrate Coupling etc)


Behavioral:

o Excellent written and verbal communication skills and should be a good team playero Demonstrates an attitude with highest levels of integrity and commitment to success.

Every assignment small or big needs to be driven with a complete ownership mindset