No more applications are being accepted for this job
- Ownership of Analog/Mixed designs at chip and/or block level.
- Define optimal architectures to achieve competitive product specifications.
- Design, simulate and characterize highperformance and highspeed circuits (e.g. Transmitter, Receiver, LDO, PLL, DLL, PI circuits).
- Create high level models for design tradeoff analysis and behavior model for verification simulations.
- Create floorplan and work with layout team to demonstrate post extraction performance.
- Document analysis and simulation to show that design achieves critical electrical, timing parameters and presilicon verification flow.
- Mentor/Manage junior team members and cultivate a growth mindset among team to encourage collaboration & inclusion.
- Participate and drive post silicon validation, debug, and customer :
- Master's with 8+ years (or PhD with 6+ years) of experience in CMOS analog/mixed-signal circuit design.
- Prior experience in some of the following circuits: Transmitter, Receiver (with CTLE, DFE), PLL, DLL, PI, LDO regulators.
- Good knowledge of design principles for practical design tradeoffs.
- Knowledge of highspeed chip to chip interfaces (memory PHY, SerDes) is a strong plus.
- Experience in modeling (Verilog-A, Verilog) and scripting is desirable.
- The position requires good written & verbal communication skills as well a strong commitment and ability to work in cross functional and globally dispersed teams
Principal Engineer - Bangalore, India - ConnectPro Management Consultants Pvt Ltd.
Description
Job Description :
As a Principal Engineer - Analog Design, the candidate will be reporting to Director Engineering and is a Full-Time position.
This role gives opportunities to invent solutions to improve performance of next generation high-performance mixed signal products and learnings opportunities working through all the phases of chip product design all the way from concept to volume production.
Responsibilities :
As a "Principal Engineer - Analog Design" in memory interface chip design team, you will :