Principal Engineer, ASIC Development Engineering - Bengaluru, India - Western Digital

    Default job background
    Full time
    Description

    Company Description

    At Western Digital, our vision is to power global innovation and push the boundaries of technology to make what you thought was once impossible, possible.

    At our core, Western Digital is a company of problem solvers. People achieve extraordinary things given the right technology. For decades, we've been doing just that. Our technology helped people put a man on the moon.

    We are a key partner to some of the largest and highest growth organizations in the world. From energizing the most competitive gaming platforms, to enabling systems to make cities safer and cars smarter and more connected, to powering the data centers behind many of the world's biggest companies and public cloud, Western Digital is fueling a brighter, smarter future.

    Binge-watch any shows, use social media or shop online lately? You'll find Western Digital supporting the storage infrastructure behind many of these platforms. And, that flash memory card that captures and preserves your most precious moments? That's us, too.

    We offer an expansive portfolio of technologies, storage devices and platforms for business and consumers alike. Our data-centric solutions are comprised of the Western Digital, G-Technology, SanDisk and WD brands.

    Today's exceptional challenges require your unique skills. It's You & Western Digital. Together, we're the next BIG thing in data.

    Job Description

    Overview: The SoC Development team is actively seeking highly motivated engineers to join our experienced team working on the development of controller ESSD/CSSD SoCs.

    Position: Verification Engineer - SoC Development Team

    Responsibilities:

  • Develop and execute test plans for SoC, including the creation of test benches, ensuring comprehensive coverage at module, subsystem, block, and chip levels.
  • Create complex test cases covering control and data paths of multiple IPs at both chip and module/sub-system levels.
  • Conduct reviews of test plans, milestone checklists, and manage Jira assignments.
  • Conduct rigorous block and system level verification, emphasizing coverage-driven verification concepts, and defining covergroups and assertions.
  • Monitor regression failures, collaborate with the team to resolve issues, and ensure timely progress.
  • Verify designs involving multiple power domains using UPF/CPF.
  • Collaborate closely with ASIC architecture, design, and verification teams to triage and resolve bugs and issues.
  • Leverage Cadence tool set experience for simulation and analysis, including coverage collection.
  • Apply competencies in System Verilog and UVM verification flows to optimize the verification process.
  • Deliver verified SoC chip-level ASIC RTL, Gate Netlist, and FPGA RTL to the synthesis and implementation team.
  • Work on the setup and execution of Gate Level simulations.
  • Demonstrate expertise in scripting languages, particularly Perl/Python, ensuring proficiency in a Linux computing environment.
  • Utilize modeling skills with high-level transaction level modeling languages.
  • Use AI/ML techniques to find corner case bugs and achieve coverage closure.
  • Qualifications

    Education Requirements:

  • BS/MS in EE/CE, plus 8+ years of Design Verification experience.
  • Familiarity with ASIC, Computer, and Embedded Systems Architectures.
  • Excellent oral and written communication skills with people at all levels, a must.
  • Team player, with excellent debugging skills.
  • Skills/Experience:

  • Worked on the grounds-up development of verification infrastructure, test benches, and layered VIPs using System Verilog and UVM methodology.
  • Demonstrated technical expertise in developing IP-level and system-level test plans, test bench development, functional coverage, stimulus generation, reference models, checkers, monitors, and scoreboards.
  • Operated as a team player to coordinate team members and delivered on all aspects of SoC verification is a must.
  • Good familiarity with all functional verification aspects such as regressions, code/functional coverage, and assertions.
  • Good familiarity with SSD-related protocols such as PCIe/NVMe/SATA/SAS, NAND, and DDR.
  • Good familiarity with Formal and PSS.
  • Working experience with Verilog, System Verilog, Object Oriented Programming/C++, Perl, and logic simulation is a requirement.
  • Working experience with Design Verification Tools and Process flows with leading-edge ASIC technologies.
  • Some familiarity with writing and debugging C tests for ARC/ARM processors.
  • Highly Desirable Experiences:

  • Scripting and test automation for regression.
  • Experience with gate-level simulations.
  • Additional Information

    Western Digital thrives on the power and potential of diversity. As a global company, we believe the most effective way to embrace the diversity of our customers and communities is to mirror it from within. We believe the fusion of various perspectives results in the best outcomes for our employees, our company, our customers, and the world around us. We are committed to an inclusive environment where every individual can thrive through a sense of belonging, respect and contribution.

    Western Digital is committed to offering opportunities to applicants with disabilities and ensuring all candidates can successfully navigate our careers website and our hiring process. Please contact us at to advise us of your accommodation request. In your email, please include a description of the specific accommodation you are requesting as well as the job title and requisition number of the position for which you are applying.