Senior Design Verification Engineer - Bengaluru, India - Analog Devices

    Default job background
    Full time
    Description

    Job Description:

    The Engineering Enablement team is responsible for providing industry leading tools, methodologies, and support to engineering teams to accelerate product development across the company. This position is for an opening in the "Systems Verification and Validation team" within the Engineering Enablement organization in the CTO Office. This team works to define and promote the adoption of verification best practices, including Metric-driven verification, UVM, Formal, FuSA, Security, Portable Stimulus, Emulation and FPGA prototyping technologies. This role is focused on leading and supporting product lines on ADI proprietary and industry standard "Digital Systems Verification and Infrastructure" flows and deployment of industry-leading verification tools, best practices, and methodologies across business units at ADI.

    Job Responsibilities:

  • 3rd party, industry-standard simulator productivity improvements and breakthrough innovations, integration into ADI DV solutions and creating differentiating solutions
  • Evaluate, utilize existing and develop new verification infrastructure frameworks, tools, and methodologies to enhance the verification process for efficiency and quality
  • Consulting design teams on verification best practices and approaches and providing the right solutions
  • Training, deployment, and support of verification methodologies within ADI
  • Engaging with EDA vendors to influence their development roadmaps to meet ADI's requirements into the future
  • Job Requirements:

  • BTech/MTech degree in Electrical/Electronics/VLSI with 5-8 years of experience from reputed institutes
  • Strong hands-on experience in Cadence/Synopsys simulation and debug tools like Xcelium/VCS, vManager, Verisium, Verdi or similar is required
  • Expertise in automation and scripting languages like Perl, Python, and shell scripting
  • Expert knowledge in DV methodologies like GLS, Coverage, MSIE (Multi snapshot incremental elaboration)
  • Prior experiences in Low Power Verification is highly preferred
  • Proficient in Version control systems, such as Perforce, SVN, SOS
  • Proficient in Verilog, System Verilog and UVM
  • Ability to manage multiple tasks and work effectively in a fast-paced environment
  • Able to communicate effectively
  • Good debugging and analytical skills

    Job Req Type: ExperiencedRequired Travel: Yes, 10% of the timeShift Type: 1st Shift/Days