DFT Engineer - Bengaluru

DFT Engineer · Location: Bangalore · Notice Period: 30 days · Job Description: · We are looking for a skilled DFT Engineer with 3–5 years of experience in ASIC design and verification with a strong focus on Design-for-Test methodologies. You will be responsible for implementing a ...

Purpose Of The Role · The Design for Testability (DFT) engineering organization at L&T Semiconductor Technologies (LTSCT) pioneers innovative methods and technologies in the areas of DFT architecture, verification, and post-silicon bring-up of state-of-the-art semiconductor chips ...

Role & responsibilities · DFT Engineer · Exp years · Preferred candidate profile · Good knowledge in DFT Skills · Sound knowledge in DFT Architecture and hands on in Scan , ATPG , Simulation & GLS . · Prior experience in Synsopsys or Cadence or Mentor tools Like Tetramax, Modus , ...

DFT Engineer at ACL Digital · We are seeking an experienced DFT Engineer to join our team in Bengaluru, India. This is a unique opportunity for the right candidate to contribute their expertise in Design-for-Test methodologies and make a significant impact on our ASIC design and ...

Job summary · We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). · ...

NVIDIA has continuously reinvented itself. Our invention of the GPU sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. Today, research in artificial intelligence is booming worldwide, which calls for highly scala ...

Role - DFT Engineer · Experience - 7+years · Location - Bangalore and Chennai · Key Responsibilities: · Interface with ASIC design teams to ensure DFT design rules and coverages are met. · Generate high-quality manufacturing ATPG test patterns for stuck-at (SAF), transition fault ...

We are looking for a DFT Engineer to join our dynamic team in Hyderabad and Banglaore. The successful candidate will have experience with industry-standard tools and flows for DFT architecture and methodologies for ASIC/SoC designs. · Develop and implement DFT architecture and me ...

We have an open requirement for a · DFT Engineer (7–15 Years) · and are sharing the JD for your reference. · Location:-Bangalore and Hyderabad · Key Requirements: · Strong hands-on experience in Scan Insertion and ATPG · Experience with Synopsys / Cadence Modus / Tessent tools · ...

DFT Engineer · At Mediatek, we are seeking a highly skilled DFT Engineer to join our team. · The ideal candidate will have 7-12 years of experience in developing methodologies and implementing DFT for pre/post-silicon DFT flow, contributing to SOC/Automotive/RISC-V product test q ...

We are looking for a DFT Engineer to work with cross‑functional teams on implementing and verifying advanced test features in complex IPs, subsystems, and SoCs. · Key Responsibilities: · • Implement DFT features including scan insertion, ATPG, memory BIST, IO BIST, and test acces ...

We are currently seeking a skilled DFT Engineer to join our team. · ...

Exciting Opportunity for · DFT Engineers · Elevate your career with Digicomm Semiconductor Private Limited and take the next leap in your professional journey. Join us for unparalleled growth and development. · Role Description · Should have good post silicon DFT bring up and deb ...

DFT Engineer with 5+ years of experience in Chip level DFT and Post Silicon debug / analysis. · ...

DFT Engineer Role for ASIC design teams in Bangalore and Chennai. · ...

About the Role · As a DFT Engineer, you will be a key player in ensuring the reliability and manufacturability of our next-generation silicon. In 2026, the complexity of AI-driven chips requires advanced testability solutions. You will own the DFT flow from architecture to sign-o ...

NVIDIA has continuously reinvented itself. Our invention of the GPU sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. Today, research in artificial intelligence is booming worldwide, which calls for highly scala ...

DFT - Senior/ Lead Engineer · Job Description · Scan insertion. · SCAN DRC/ Coverage debug. · ATPG Pattern generation. · Gate level simulations ( Zero delay/Timing Delay simulations). · Worked on JTAG/P1500 protocols. · Perl/ Tcl scripting. · Timing/ Formal verification/ PD flow ...

+strong>Job summary ...

Job Title: DFT Engineer · Experience Level: 2+ years · Location: Hyderabad and Banglaore · Job Description: · Key Responsibilities: · Develop and implement DFT architecture and methodologies for ASIC/SoC designs. · Insert and verify scan chains (scan insertion, ATPG, scan stitchi ...

· We are looking for a skilled DFT Engineer to join CHIPLOGIC TECH in Bengaluru. As a DFT Engineer, you will play a crucial role in ensuring the design for testability of our semiconductor products. Your work will be vital in guaranteeing the quality and reliability of our integ ...