
meet Vaisnani
Education / Training
About meet Vaisnani:
My self Meet Vaisnani I completed my BE in Electeronic and Communication From Maharaja Sayajirao University of Baroda, also I completed my VLSI Design and Verification Training From Maven silicon Centre of excellence in VLSI Banglore,
Experience
Advanced VLSI Design and Verification Training.
*in Design part
I am study about the Digital Electronic , and for programing side hardware description language
(HDL) Verilog,
*and for Verification part
I am study about Hardware Verification Language (HVL) System Verilog ,UVM,STA,FPGA
Education
BE From Maharaja Sayajirao University of Baroda
Dept: Electronic And Coomunication
Related professionals
Professionals in the same Education / Training sector as meet Vaisnani
Professionals from different sectors near Ahmedabad, Ahmadabad
Other users who are called meet
Jobs near Ahmedabad, Ahmadabad
-
Senior Design Verification Engineer position at eInfochips in Bangalore. · ...
Ahmedabad1 month ago
-
We are looking for a Lead Design Verification Engineer with 10+ years of experience to join our team at Eximietas Design. You will be responsible for developing testbench components from scratch or enhancing existing environments for IP, Subsystem, or SoC. · The ideal candidate s ...
Ahmedabad, Bengaluru, Pune3 weeks ago
-
Design analog and mixed-signal modules in CMOS and Smart PowerTechnologies , with a particular focus on achieving high-efficiency powerconversion for applications using GaN devices. · D esign and verify pre-silicon analog/mixed-signal integrated circuitblocks , including incorpor ...
Ahmedabad6 days ago