Staff Engineer- Physical design and STA - Bengaluru
1 month ago

Job description
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.
Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.
Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Access all high-level positions and get the job of your dreams.
Similar jobs
· Overview · Rambus, a premier chip and silicon IP provider making data faster and safer, is seeking to hire an exceptional Lead Static Timing Analysis Engineer to join our STA team in Bangalore. In this role, you will be working with some of the brightest inventors and engineer ...
1 day ago
Overview · Rambus, a premier chip and silicon IP provider making data faster and safer, is seeking to hire an exceptional Lead Static Timing Analysis Engineer to join our STA team in Bangalore. In this role, you will be working with some of the brightest inventors and engineers i ...
4 days ago
NVIDIA is looking for a best-in-class ASIC STA Engineer to join our outstanding Networking Silicon engineering team developing the industry's best high-speed communication devices delivering the highest throughput and lowest latency for today's AI platforms Come take a part in de ...
2 weeks ago
Achieve timing closure for next-generation CPU/APU designs operating at industry-leading frequencies. · 10+ years of experience in Static Timing Analysis · 5+ years working on CPU, GPU, or high-frequency ASIC designs · ...
4 weeks ago
· NVIDIA has continuously reinvented itself. Our invention of the GPU sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. Today, research in artificial intelligence is booming worldwide, which calls for highly sc ...
1 day ago
NVIDIA is looking for a best-in-class ASIC STA Engineer to join our outstanding Networking Silicon engineering team. · Be in charge of full chip and/or chiplet level STA convergence from early stages to signoff. · Take part in top level floor plan and clock planning. · ...
2 weeks ago
We seek an experienced Static Timing Analysis (STA) Lead to join our high-performance Cores team. This role will ensure timing closure and optimization of next-generation CPU/APU designs operating at industry-leading frequencies. · ...
4 weeks ago
In this role, you will be responsible for driving low-power design strategies, synthesis, and timing closure for complex SoC and IP designs. · ...
1 month ago
We are looking for experienced VLSI professionals with strong expertise in timing closure and physical implementation to join our growing semiconductor team. This is an excellent opportunity to work on advanced-node ASIC/SoC programs with high technical ownership. · Strong hands- ...
1 week ago
In this role you will drive low power design strategies synthesis and timing closure for complex SoC and IP designs using industry standard EDA tools to optimize power performance and area ensuring efficient reliable silicon that meets product requirements. · ...
1 month ago
AMD is seeking an experienced Static Timing Analysis (STA) Lead to join their high-performance Cores team. · The ideal candidate will have deep expertise in STA methodologies, timing marginings, and yield analysis for advanced process nodes. · ...
1 month ago
Cadence is a pivotal leader in electronic design building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software hardware and IP that turn design concepts into reality. · ...
1 month ago
Overview: · WHAT YOU DO AT AMD CHANGES EVERYTHING · At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believ ...
3 hours ago
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. · The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. · ...
1 month ago
A Static Timing Analysis (STA) Lead role at AMD involves ensuring timing closure and optimization of next-generation CPU/APU designs operating at industry-leading frequencies. · ...
1 month ago
We are looking for a skilled STA / Synthesis - Technical Manager to join our team at a Product based company. · As the Technical Manager, you will be responsible for overseeing the Static Timing Analysis (STA) and Synthesis processes to ensure the successful delivery of high-qual ...
1 week ago
We are seeking a highly skilled and experienced Staff Engineer for our Static Timing Analysis (STA) function. · Own Subsystem level STA , providing direction and guidance to PnR team for Timing closure & Synthesis report analysis. · Work with IP & Design team for Timing constrain ...
2 weeks ago
Greetings from · Eximietas Design... · We're Hiring – Senior STA Professionals. · February, 2026 · We are actively looking for · highly experienced STA professionals · to join our growing global team. · Experience Required: · 8 to 30+ Years · Locations: · India · – · Bengaluru, H ...
5 days ago
Role: STA lead · Location: Bangalore. · Experience: 5+ Y · Company Name: HCL · Notice Period : Immediate to 30 Days · Below is the JD for STA Lead 5+yrs. · STA / Synthesis (Design Implementation) Lead LD: · ● Hand-on Experience and Comprehensive knowledge of Synthesis and St ...
1 day ago
We are hiring an STA Engineer with strong expertise in timing analysis and closure across block and full-chip levels. · ...
1 week ago