- Perform EM/IR (Electromigration & IR Drop) analysis at various design stages (pre-route, post-route, ECO, sign-off).
- Execute static and dynamic IR drop analysis using industry-standard EDA tools (e.g., Ansys RedHawk, Voltus, Totem).
- Analyze power grid strength, identify weak areas, and recommend fixes such as metal width adjustments, via insertion, and power grid re-design.
- Collaborate with Physical Design (PD) teams to implement optimizations related to routing, floorplanning, and power grid design.
- Maintain Power Integrity (PI) throughout the design by validating current density, thermal profiles, and voltage drop.
- Work with circuit design teams to understand current consumption patterns and switching activity.
- Generate EMIR sign-off reports and document findings with actionable recommendations.
- Run vector-based and vectorless power analysis using SAIF/VCD/FSDB activity files.
- Support timing closure and ECO cycles with EM/IR-driven design constraints.
- Ensure compliance with foundry guidelines, design rules, and reliability standards (TSMC, Samsung, Intel, etc.).
- Investigate failures, perform root-cause analysis, and drive corrective actions across teams.
- Bachelor's or Master's degree in Electrical Engineering, Electronics, VLSI, or related fields.
- Strong knowledge of VLSI physical design, power delivery network concepts, and sign-off methodologies.
- Hands-on experience with EMIR tools such as:
- Ansys RedHawk / RedHawk-SC
- Cadence Voltus
- Synopsys PrimePower / PrimeRail
- Understanding of:
- Power grid design and floorplanning
- Current density & electromigration physics
- IR drop mechanisms (static & dynamic)
- Clock and power gating concepts
- Advanced-node challenges (FinFET, GAAFET)
- Familiarity with scripting languages like TCL, Python, Perl for automation.
- Strong problem-solving and debugging skills.
- Good communication and cross-team collaboration abilities.
- Experience range between 3 to 8 years.
- Experience with advanced process nodes (5nm/3nm/2nm).
- Knowledge of multi-domain power architectures (UPF/CPF).
- Exposure to timing sign-off (PrimeTime) and physical verification flows (DRC/LVS).
- Prior involvement in full-chip EMIR sign-off on production tape-outs.
- EM / IR Drop Engineer
- Power Integrity Engineer
- Sign-off Engineer – EMIR
- VLSI Reliability Engineer
- Physical Sign-off Engineer
-
The EMIR Engineer will run EMIR flows through RHSC Tool and have good proficiency in Python scripting. · ...
Bengaluru1 month ago
-
The EMIR Engineer is responsible for analyzing and ensuring the reliability of integrated circuits by performing Electromigration (EM), IR Drop, and Power Integrity analysis during physical design and sign-off stages. · Bachelor's or Master's degree in Electrical Engineering, Ele ...
Bengaluru, Karnataka1 month ago
-
We are looking for a skilled and motivated PD EMIR Engineer to join our backend implementation team. · ...
Bengaluru, Karnataka1 month ago
-
We are looking for a Staff EMIR Engineer with expertise in advanced packaging and multi-die power. · Define power integrity architecture and methodology for advanced multi-die systems and 3D-IC designs · Provide expert consultation on complex power delivery challenges and chip-pa ...
Bengaluru1 month ago
-
We like to think we are not just crafting sophisticated SoCs but defining future chip design techniques. · ...
Bengaluru, Karnataka2 weeks ago
-
Job Description · The candidate to have a passion for complex processor architecture, digital design, and verification in general. The candidate should be team player who has excellent communication skills and experience collaborating with other engineers located in different sit ...
Bengaluru6 days ago
-
The focus of this role is to build execute and sign off on the EMIR closure for the IP/Full chip SOC THE PERSON: · The candidate should have a passion for complex processor architecture digital design and verification in general. · ...
Bengaluru1 month ago
-
WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD our mission is to build great products that accelerate next-generation computing experiences from AI and data centers to PCs gaming and embedded systems. · The Role The focus of this role is to build execute and sign off on the EMIR cl ...
Bengaluru, Karnataka1 month ago
-
+Job summary · Sandiskunderstands how people and businesses consume data... We are committed to an inclusive environment where every individual can thrive through a sense of belonging... · EMIR closure at Tile /Partition/Subsytem/SOC level on a particular node · ...
Bengaluru1 week ago
-
+The focus of this role is to build, execute, and sign off on the EMIR closure for the IP/Full chip SOC. · +EMIR closure at Tile /Partition/Subsytem/SOC levele on a particular node · ...
Bengaluru1 month ago
-
Hands-on development of layout for next-generation DDR/HBM/UCIe IPs. · Creating floorplans, routing, and performing physical verifications to meet quality standards. · Debugging and solving complex layout issues to ensure high-quality deliverables. · Collaborating with design ...
Bengaluru / Bangalore ₹600,000 - ₹2,000,000 (INR) per year Full time3 days ago
-
Sandisk is looking for a Technologist/Lead Full chip Soc Sign-off to join their team in Bengaluru. The candidate should have experience with complex processor architecture, digital design, and verification. · EMIR closure at Tile /Partition/Subsytem/SOC level on a particular node ...
Bengaluru, Karnataka1 week ago
-
Role & responsibilities · Execute full-chip Place and Route (PnR) from Netlist to GDS-II. · Perform floor-planning, placement, CTS, routing, and timing closure (STA). · Drive block-level and full-chip timing signoff, including ECO generation. · Handle physical synthesis through s ...
Bengaluru25 minutes ago
-
We're Hiring | VLSI Engineers. · We are expanding our team and looking for experienced VLSI professionals to join us in Bangalore & Hyderabad. If you are driven by innovation and have a passion for high-quality silicon design, we would love to connect with you. ...
Bengaluru, Karnataka2 weeks ago
-
Key Responsibilities: · Engage with customers and prospects to identify opportunities, define evaluation criteria, and successfully run tool evaluations leading to business conversions. · Support deployment of layout tools in customer production environments, ensuring smooth ramp ...
Bengaluru / Bangalore ₹3,000,000 - ₹6,000,000 (INR) per year Full time3 days ago
-
Design and develop analog circuits for various applications, ensuring optimal performance and power efficiency. · ...
Bengaluru, Karnataka2 weeks ago
-
This role involves designing, developing, and maintaining scalable software applications using .NET technologies. · ...
Bengaluru, Karnataka1 month ago
-
L&T Technologies (LTTS) is looking for Physical Design Engineers with experience in PnR activities and knowledge of industry standard E tools. · ...
Bengaluru, Karnataka4 weeks ago
-
Analog Circuit Design Engineer will engage in the design and development of analog circuits tailored for diverse applications. · ...
Bengaluru, Chennai, Pune1 week ago
-
We're hiring VLSI engineers to join our team in Bangalore & Hyderabad. · ...
Bengaluru2 weeks ago
EMIR Engineer - Bengaluru - LeadSoc Technologies Pvt Ltd
Description
Job Description: EMIR Engineer (Electromigration & IR Drop) – VLSI
Role Overview
The EMIR Engineer is responsible for analyzing and ensuring the reliability of integrated circuits by performing Electromigration (EM), IR Drop, and Power Integrity analysis during physical design and sign-off stages. The role involves working closely with physical design, power, and timing teams to validate power delivery networks, identify reliability risks, and propose design optimizations to meet sign-off requirements.
Key Responsibilities
Required Skills & Qualifications
Preferred Qualifications
Job Titles This Role May Align With
-
EMIR Engineer
Only for registered members Bengaluru
-
EMIR Engineer
Only for registered members Bengaluru, Karnataka
-
PD EMIR Engineer
Only for registered members Bengaluru, Karnataka
-
Staff EMIR Engineer
Only for registered members Bengaluru
-
Principal Engineer-EMIR
Only for registered members Bengaluru, Karnataka
-
Technologist/Lead Full chip Soc Sign-off
Only for registered members Bengaluru
-
Lead Full chip Soc Sign off
Only for registered members Bengaluru
-
Lead Full chip Soc Sign off
Only for registered members Bengaluru, Karnataka
-
Technologist/Lead Full chip Soc Sign-off
Only for registered members Bengaluru
-
Lead Full chip Soc Sign off
Only for registered members Bengaluru
-
Analog Layout Design Engineer
Full time Synopsys (India) Private Limited- Bengaluru / Bangalore
-
Technologist/Lead Full chip Soc Sign-off
Only for registered members Bengaluru, Karnataka
-
Physical Design Engineer
Only for registered members Bengaluru
-
Senior Engineer
Only for registered members Bengaluru, Karnataka
-
Lead Application Engineer
Full time Cadence Design Systems- Bengaluru / Bangalore
-
Analog Circuit Design Engineer
Only for registered members Bengaluru, Karnataka
-
NET Developer
Only for registered members Bengaluru, Karnataka
-
Physical Design Engineer
Only for registered members Bengaluru, Karnataka
-
Analog Circuits Design
Only for registered members Bengaluru, Chennai, Pune
-
Senior Engineer
Only for registered members Bengaluru
